Mye5rsForm PTO-1449			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		PRIORITY SERIAL NO. 10/364,710				
		LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya					
		· · · · · · · · · · · · · · · · · · ·	PRIORITY FILING DATE February 10, 2003						
	OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)								
T) AA		Ono, K. et al., "Analysis of Current-Vo	Ono, K. et al., "Analysis of Current-Voltage Characteristics in Polysilicon TFTs for LCDs", IEDM Tech. Digest,						
1		1988, pp. 256-259.	1988, pp. 256-259.						
	АВ	Yamauchi, N. et al., "Drastically Impro	Improved Performance in Poly-Si TFTs with Channel Dimensions Comparable to						
		Grain Size", IEDM Tech. Digest, 1989, pp. 353-356.							
	AC	King, T. et al, "A Low-Temperature (s	King, T. et al, "A Low-Temperature (≤550°C) Silicon-Germanium MOS Thin-Film Transistor Technology						
		рр. 567-570.							
	AD	Kuriyama, H. et al., "High Mobility Pol	ly-Si TFT by a Ne	w Excimer Laser Annealing Meth	od for Large Area				
		Electronics", IEDM Tech. Digest, 1991, pp. 563-566.							
	Excimer Laser								
		Annealing", IEDM Tech. Digest, 2	Annealing", IEDM Tech. Digest, 2000, pp. 213-216.						
	AF	Kim, C.H. et al., "A New High -Perfor	Kim, C.H. et al., "A New High -Performance Poly-Si TFT by Simple Excimer Laser Annealing on Selectively						
	Floating a-Si Layer*, IEDM Tech. Digest, 2001, pp. 751-754.								
	AG Hara, A. et al, "Selective Single-Crystalline-Silicon Growth at the Pre-Defined Active Regions of								
		by a Scanning CW Layer Irradiation", IEDM Tech. Digest, 2000, pp. 209-212.							
	АН	Hara, A. et al., "High Performance Po	oly-Si TFTs on a (y-Si TFTs on a Glass by a Stable Scanning CW Laser Lateral					
		Crystallization", IEDM Tech. Dige	st, 2001, pp. 747-	2001, pp. 747-750.					
	Al	Jagar, S. et al., "Single Grain Thin-Fir	im-Transistor (TFT) with SOI CMOS Performance Formed by						
		Metal-Induced-Lateral-Crystallization	on", IEDM Tech. C	ligest, 1999, p. 293-296.					
	LA LA	ilm Transistors by Pattern-Control	led Crystallization of Thin						
		Channel Layer and High Temperature Annealing", DRC Conference Digest, 2002, pp. 49-50.							
	AK	Kesan, V. et al., "High Performance 0	Kesan, V. et al., "High Performance 0.25µm p-MOSFETs with Silicon- Germanium Channels for 300K and 77K						
		Operation", IEDM Tech. Digest, 1	Operation", IEDM Tech. Digest, 1991, pp. 25-28.						
V	AL	Garone, P.M. et al., "Mobility Enhance	Garone, P.M. et al., "Mobility Enhancement and Quantum Mechanical Modeling in Ge,Si,, Channel MOSFETs for						
T	ν	90 to 300K", IEDM Tech. Digest,	90 to 300K", IEDM Tech. Digest, 1991, pp. 29-32.						
EXA	MINER	2 Poar	DATE CONSID	DERED 09/27	los				
•EX	AMINER: 1	nitial if reference considered, whether or not citati	ion is in conforma						

EL979954519

conformance and not considered. Include copy of this form with next communication to applicant.

Forn	Form PTO-1449		U.S. DEPARTMENT (PATENT AND TRADE		ATTY. DOCKET NO. MI22-2163	SERIAL NO. 10/364,710				
			LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya					
			,		FILING DATE February 10, 2003	GROUP 281 6				
			OTHER REFERENCES (including	ng Author, Title, Da	ate, Pertinent Pages, Etc.)					
AM			Feder, B.J., "I.B.M. Finds Way to Speed Up Chips", The New York Times, June 8, 2001, reprinted from							
1	V		http://www.nytimes.com/2001/06/08	http://www.nytimes.com/2001/06/08 /technology/08BLUE.html, 2 pgs.						
AN		AN	Rim, K. et al., "Strained Si NMOSFET	Rim, K. et al., "Strained Si NMOSFET's for High Performance CMOS Technology", 2001 Sympos. on VLSI Tech.						
·			Digest of Technical Papers, p. 5	59-60.						
		AO	ion Complementary MOSFETs w	SFETs with Reduced Short-Channel						
			Effects", Natl. Central University, ChungLi, Taiwan, ROC, Aug. 2001, Contract No. NSC 89-2215-E-008-049,							
			National Science Council of Taiwan., pp. 1, 9.							
		AP	Ernst, T. et al., "Fabrication of a Nove	ation of a Novel Strained SiGe:C-channel Planar 55 nm nMOSFET for High-Performance						
			CMOS*, 2002 Sympos. on VLSI	Tech. Digest of Te	echnical Papers, pp. 92-93.					
		AQ	Rim, K. et al., "Characteristics and Device Design of Sub-100 nm Strained SiN- and PMOSFETs", 2002 Sympos.							
			on VLSI Tech. Digest of Technica	on VLSI Tech. Digest of Technical Papers, pp. 98-99.						
		AR	Bellord, R.E. et al., "Performance-Augmented CMOS Using Back-End Unlaxial Strain", DRC Conf. Dige							
			pp. 41-42.							
AS Shima, M. et al., "<100> Channel Strained-SiGe p-MOSFET with Enhanced Hole Mobility						and Lower Parasitic				
			Resistance", 2002 Sympos. on V	VLSI Tech. Digest of Technical Papers, pp. 94-95.						
-		ΑT	Nayfeh, H.M. et al., "Electron Inversion	on Layer Mobility in Strained-Si n-MOSFET's with High Channel Doping						
			Concentration Achieved by Ion Im	nplantation", DRC Conf. Digest, 2002, pp. 43-44.						
		AU	Bae, G.J. et al., "A Novel SiGe-Inserte	ed SOI Structure f	or High Performance PDSOI CM	OSFET", IEDM Tech.				
			Digest, 2000, pp. 667-670.							
		ΑV	Cheng, Z. et al., "SiGe-on-Insulator (S	SGOI): Substrate Preparation and MOSFET Fabrication for Electron Mobility						
			Evaluation" and conference outline, MIT Microsystems, Tech. Labs, Cambridge, MA, 2001 IEEE II Conf., 10/01, pp. 13-14, 3-pg, outline.							
1	V		Huang, L.J. et al., "Carrier Mobility En	Huang, L.J. et al., "Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding", 2001						
7	TD		Sympos. on VLSI Tech. Digest o	Sympos. on VLSI Tech. Digest of Technical Papers, pp. 57-58.						
EXA	EXAMINER 2 hoan			DATE CONSIDERED 09/27/05						
		R: Init	ial if reference considered, whether or not citation considered. Include copy of this form with n		nce with MPEP 609; Draw line th					

Form	Form PTO-1449		U.S. DEPARTMENT OF PATENT AND TRADEMA		ATTY. DOCKET NO. MI22-2163	SERIAL NO. 10/364,710					
			LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya						
					FILING DATE February 10, 2003	GROUP 281 #					
			OTHER REFERENCES (including A	ing Author, Title, Date, Pertinent Pages, Etc.)							
TD AX		AX	Mizuno, T. et al., "High Performance CM6	Mizuno, T. et al., "High Performance CMOS Operation of Strained-SOI MOSFETs Using Thin Film SiGe-on-							
			Insulator Substrate", 2002 Sympos. o	Insulator Substrate", 2002 Sympos. on VLSI Tech. Digest of Technical Papers, p. 106-107.							
AY			Tezuka, T. et al., "High-Performance Stra	Tezuka, T. et al., "High-Performance Strained Si-on-Insulator MOSFETs by Novel Fabrication Processes							
			est of Technical Papers, pp. 96-	97.							
		AZ	Takagi, S., "Strained-Si- and SiGe-on-Insu	ulator (Strained	SOI and SGOI) MOSFETs for H	ligh Performance/Low					
	Power CMOS Application", DRC Conf. Digest, 2002, pp. 37-40.										
	/25/2002, reprinted from										
			http://activequote300.fidelity.com/rtrne	http://activequote300.fidelity.com/rtrnews/ individual n/ 1 pg.							
		ВВ	Markoff, J., "I.B.M. Circuits are Now Fast	Markoff, J., "I.B.M. Circuits are Now Faster and Reduce Use of Power", The New York Times, Feb. 25, 2002;							
			reprinted 3/20/02 from http://story.nev	ws.yahoo.com/	news?tmpl≃story&u=/nyt/20020225	i/, 1 pg.					
		ВC	Park, J.S. et al., "Normal Incident SiGe/S	i Multiple Quar	ntum Weil Infrared Detector", IED	M Tech. Digest, 1991,					
	; ,		pp. 749-752.	,		,					
BD . Current, M.I. et al., "Atomic-Layer Cleaving with SI,Ge, Strain Layers for Fabrication of S						Si and Ge-Rich SOI Device					
Layers", 2001 IEEE Internati. SOI Conf. 10/01, pp. 11-12.											
		BE	Bhattacharyya, A., "The Role of Microelec	on in Environmental Control: A P	erspective", Mat. Res.						
Soc. Symp. Proc. Vol. 344, 1994, pp. 281-293.											
	•	BF	Myers, S.M. et al., "Deuterium Interaction	s in Oxygen-Im	planted Copper", J. Appl. Phys., Vol. 65(1), Jan. 1, 1989,						
p. 311-321.											
		ВG	Saggio, M. et al., "Innovative Localized Li	ifetime Control	in High-Speed IGBT's", IEEE Ele	ec. Dev. Lett., V. 18,					
			No. 7, July 1997, pp. 333-335.								
		BH	Lu, N.C.C. et al., "A Buried-Trench DRAN	1 Cell Using a Self-Aligned Epitaxy Over Trench Technology", IEDM							
			Tech. Digest, 1988, pp. 588-591.								
81 Yamada, T. et al., "Spread Source/Drain (SSD) MOSFET Using Selective Silicon Growth for 64M						for 64Mbit DRAMs",					
T	p		IEDM Tech. Digest, 1989, pp. 35-38	IEDM Tech. Digest, 1989, pp. 35-38.							
EXA	MINE	₹	2 lwan "	DATE CONSID	ered 09/27/0	4_					
			tial if reference considered, whether or not citation			rough citation if not in					

Form PTO-1449	,			ATTY, DOCKET NO. MI22-2506			PRIORITY SERIAL NO. 10/364,710				
•		LIST	ST OF ART CITED BY APPLICANT (Use several sheets if necessary)			APPLICANT Arup Bhattacharyye					
			(USA ST. FOR ST. CONTRACT))			PRIORITY FILING I February 10, 2003	DATE		GROUP 2814		
U.S. PATENT DOCUMENTS											
*Examiner Initial		Document Number		Date	Name		Class	Subclass	Subclass Filing Date If Appropriate		
71)	AA	4,375,	,375,085 02-1983		Grise et al.	se et al.					
TO	110 AB 5,483,094		01-1996	Sharma et al.	Sharma et al.						
TO	AC	5,659,504		08-1997	Bude et al.					-	
TD	AD	6,607,948 B1		08-2003	Sugiyama et al.						
TV	۸E	US200	03/0042534 A1	03-2003	Battacharyya						
,	AF										
	AG	-							· 		
	АH				<u></u>	******************************					
	Ai										
	AJ .					······					
	AK			·							
9 .		ļ.			FOREIGN PATENT DOCUMENTS		T		1		
•		Docur Numb		Date Country			Class	Subclass	Trans Yes	lation No	
	AL					/					
·	AM										
	AN										
	Α0_		•				· ·		 		
	AP		· .	ATUED BEEC	PENICES (including Author Title Day 1	Andrew Brown Etc.)	<u> </u>			L	
	AR		van Meer, H. Et al.,	"Ultra-Thin Fi	RENCES (including Author, Title, Date, F		nitecture for S	ub-100 nm Ap	oplications", 20	GI 1EEE	
	}		Internati. SOI Conf.	10/2001, pp. 4	5-46.						
											
	AS					 	·				
	AT										
EXAMINER	EXAMINER 2 Normal Date Considered 09/27/05										
		4	ban			09	127	105			
			considered, whether or nunication to applicant.	not citation is	in conformance with MPEP 609; Draw	w line through citation i	f not in confo	ormance and n	on considered.	Include	